Part Number Hot Search : 
A08TB60 78422 LT1235 HZK11L AD100 PRODUCT SI4721 N5231
Product Description
Full Text Search
 

To Download LTC3526BEDCTR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ltc3526/ltc3526b 1 3526a 500ma 1mhz synchronous step-up dc/dc converters in 2mm 2mm dfn the ltc ? 3526/ltc3526b are synchronous, ?xed frequency step-up dc/dc converters with output disconnect. syn - chronous recti?cation enables high ef?ciency in the low pro?le 2mm 2mm dfn package. battery life in single aa/aaa powered products is extended further with an 850mv start-up voltage and operation down to 500mv once started. a switching frequency of 1mhz minimizes solution foot - print by allowing the use of tiny, low pro?le inductors and ceramic capacitors. the current mode pwm design is internally compensated, reducing external parts count. the ltc3526 features automatic burst mode operation at light load conditions, while the ltc3526b features continuous switching at light loads. anti-ringing control circuitry also reduces emi concerns by damping the inductor in discon - tinuous mode. additional features include a low shutdown current of under 1a and thermal shutdown. the ltc3526/ltc3526b are housed in a 2mm 2mm 0.75mm dfn package. medical instruments flash-based mp3 players noise canceling headphones wireless mice bluetooth headsets delivers 3.3v at 100ma from a single alkaline/ nimh cell or 3.3v at 200ma from two cells v in start-up voltage: 850mv 1.6v to 5.25v v out range up to 94% ef?ciency output disconnect 1mhz fixed frequency operation v in > v out operation integrated soft-start current mode control with internal compensation automatic burst mode ? operation with 9a quiescent current (ltc3526) low noise pwm operation (ltc3526b) internal synchronous recti?er logic controlled shutdown (i q < 1a) anti-ringing control low pro?le (2mm 2mm 0.75mm) dfn package applica tio s u fea tures descriptio u typical applica tio u , lt, ltc, ltm and burst mode are registered trademarks of linear technology corporation. all other trademarks are the property of their respective owners. sw v in 1.78m 4.7 h 1m 1 f 4.7 f 3526 t a01a l tc3526 shdn v out fb v in 1.6v to 3.2v v out 3.3v 200ma off on gnd load current (ma) 0.01 40 efficiency (%) power loss (mw) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 1 10 100 0.1 0.01 1000 efficiency power loss v in = 2.4v ltc3526 ef?ciency and power loss vs load current
ltc3526/ltc3526b 2 3526fa v in voltage ................................................... C0.3v to 6v sw voltage dc ............................................................ C0.3v to 6v pulsed <100ns ......................................... C0.3v to 7v shdn, fb voltage ........................................ C0.3v to 6v v out ............................................................. C0.3v to 6v operating temperature range (note 2) ... C40c to 85c storage temperature range ................... C65c to 150c (note 1) the denotes the speci?cations which apply over the speci?ed operating temperature range of C40c to 85c, otherwise speci?cations are at t a = 25c. v in = 1.2v, v out = 3.3v unless otherwise noted. parameter conditions min typ max units minimum start-up input voltage i load = 1ma 0.85 1 v output voltage adjust range 0c to 85c 1.7 1.6 5.25 5.25 v v feedback pin voltage 1.165 1.195 1.225 v feedback pin input current v fb = 1.30v 1 50 na quiescent currentshutdown v shdn = 0v, not including switch leakage, v out = 0v 0.01 1 a quiescent currentactive measured on v out , nonswitching, ltc3526 only 250 500 a quiescent currentburst measured on v out , fb > 1.230v 9 18 a n-channel mosfet switch leakage current v sw = 5v 0.1 5 a p-channel mosfet switch leakage current v sw = 5v, v out = 0v 0.1 10 a n-channel mosfet switch on resistance v out = 3.3v 0.4 p-channel mosfet switch on resistance v out = 3.3v 0.6 n-channel mosfet current limit 500 700 ma current limit delay to output (note 3) 60 ns maximum duty cycle v fb = 1.15v 85 90 % minimum duty cycle v fb = 1.3v 0 % switching frequency 0.7 1 1.3 mhz shdn pin input high voltage 0.9 v shdn pin input low voltage 0.3 v shdn pin input current v shdn = 1.2v v shdn = 3.3v 0.3 1 1 2 a a electrical characteristics absolute axi u ra ti gs w w w u package/order i for a tio u u w top view v out fb shdn sw gnd v in dc package 6-lead (2mm 2mm) plastic dfn 7 1 2 3 6 5 4 t jmax = 125c, ja = 60c/w (note 6) exposed pad (pin 7) is gnd, must be soldered to pc board order part number dc part marking ltc3526edc ltc3526bedc lchw lcnn order options tape and reel: add #tr lead free: add #pbf lead free tape and reel: add #trpbf lead free part marking: http://www.linear.com/leadfree/ consult ltc marketing for parts speci?ed with wider operating temperature ranges.
ltc3526/ltc3526b 3 3526a electrical characteristics note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may affect device reli - ability and lifetime. note 2: the ltc3526e is guaranteed to meet performance speci?cations from 0c to 85c. speci?cations over C40c to 85c operating tempera - ture range are assured by design, characterization and correlation with statistical process controls. note 3: speci?cation is guaranteed by design and not 100% tested in production. note 4: current measurements are made when the output is not switching. note 5: this ic includes overtemperature protection that is intended to protect the device during momentary overload conditions. junction temperature will exceed 125c when overtemperature protection is active. continuous operation above the speci?ed maximum operating junction temperature may result in device degradation or failure. note 6: failure to solder the exposed backside of the package to the pc board ground plane will result in a thermal resistance much higher than 60c/w. ef?ciency vs load current and v in for v out = 1.8v (ltc3526) ef?ciency vs load current and v in for v out = 3.3v (ltc3526) ef?ciency vs load current and v in for v out = 5v (ltc3526) no-load input current vs v in maximum output current vs v in minimum load resistance during start-up vs v in typical perfor a ce char ac teristics u w load current (ma) 0.01 40 efficiency (%) power loss (mw) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 1 10 100 0.1 0.01 1000 v in = 1.0v v in = 1.2v v in = 1.5v ploss at v in = 1.0v ploss at v in = 1.2v ploss at v in = 1.5v load current (ma) 0.01 40 efficiency (%) power loss (mw) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 1 10 100 0.1 0.01 1000 v in = 1.2v v in = 1.8v v in = 2.4v v in = 3.0v ploss at v in = 1.2v ploss at v in = 1.8v ploss at v in = 2.4v ploss at v in = 3.0v v in (v) 0.5 i in ( a) 60 70 80 4.5 50 40 10 1.5 2.5 3.5 1.0 2.0 3.0 4.0 30 20 100 90 v out = 3.3v v out = 5v v out = 2.5v v out = 1.8v load current (ma) 0.01 40 efficiency (%) power loss (mw) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 1 10 100 0.1 0.01 1000 v in = 1.2v v in = 2.4v v in = 3.6v v in = 4.2v ploss at v in = 1.2v ploss at v in = 2.4v ploss at v in = 3.6v ploss at v in = 4.2v v in (v) 0.5 i out (ma) 200 300 4.5 100 0 1.5 2.5 3.5 1.0 2.0 3.0 4.0 400 150 250 50 350 v out = 3.3v v out = 5v v out = 2.5v v out = 1.8v l = 4.7 h v in (v) 0.95 10 100 1000 1.05 1.15 3526 g06 load ( ? ) 0.85 1.25
ltc3526/ltc3526b 4 3526fa start-up delay time vs v in burst mode threshold current vs v in oscillator frequency change vs v out r ds(on) vs v out oscillator frequency change vs temperature r ds(on) change vs temperature typical perfor a ce char ac teristics u w v in (v) 1.0 0 delay ( s) 10 30 40 50 100 70 2.0 3.0 3.5 3526 g07 20 80 90 60 1.5 2.5 4.0 4.5 v in (v) 1 0 load current (ma) 5 10 15 20 25 30 1.25 1.5 enter burst leave burst v out = 1.8v c out = 10 f l = 4.7 h burst mode threshold current vs v in v in (v) 1 load current (ma) 15 20 25 3526 g08b 10 5 0 1.25 1.5 30 35 40 1.75 enter burst leave burst v out = 2.5v c out = 10 f l = 4.7 h burst mode threshold current vs v in burst mode threshold current vs v in v in (v) 1.0 0 load current (ma) 5 15 20 25 50 35 1.5 2.0 3526 g08c 10 40 45 30 2.5 3.0 enter burst leave burst v out = 3.3v c out = 10 f l = 4.7 h v in (v) 1.0 load current (ma) 40 50 60 2.5 3.5 30 20 1.5 2.0 3.0 4.0 4.5 10 0 enter burst leave burst v out = 5v c out = 10 f l = 4.7 h v out (v) 1.5 frequency change (%) 1 3.0 3526 g09 C2 C4 2.0 2.5 3.3 C5 C6 2 0 C1 C3 4.0 4.5 5.0 normalized to 3.3v v out (v) 1.5 r ds(on) ( ? ) 0.50 0.45 0.80 0.85 0.90 2.5 3.5 4.0 3526 g10 0.35 0.70 0.60 0.40 0.75 0.30 0.65 0.55 2.0 3.0 4.5 5.0 pmos nmos C50 C30 C10 10 30 50 70 90 temperature ( c) frequecny change (%) 4 6 8 0 C10 C8 C6 10 2 C2 C4 normalized to 25 c C50 C30 C10 10 30 50 70 90 temperature ( c) r ds(on) change (%) 1.0 1.1 1.2 0.8 0.7 1.3 0.9 normalized to 25 c
ltc3526/ltc3526b 5 3526a v fb vs temperature start-up voltage vs temperature fixed frequency switching waveform and v out ripple burst mode waveforms v out and i in during soft-start burst mode current vs v out temperature ( c) C60 C1.00 change in v fb (%) C0.75 C0.50 C0.25 0 C20 20 60 100 3526 g13 0.25 0.50 C40 0 40 80 normalized to 25 c C50 C30 C10 10 30 C50 70 90 temperature ( c) v in (v) 0.85 0.90 0.95 0.75 0.70 1.00 0.80 load = 1ma v out (v) 1.5 10.0 9.5 9.0 8.5 8.0 7.5 7.0 3.0 4.0 4.5 3526 g15 2.0 2.5 3.5 5.0 i q ( a) sw pin 2v/div 500ns/div v in = 1.2v v out = 3.3v at 100ma c out = 10 f 3526 g16 v out 10mv/div ac coupled sw pin 2v/div inductor current 0.2a/div 10 s/div v in = 1.2v v out = 3.3v c out = 10 f 3526 g17 v out 20mv/div ac coupled shdn pin 1v/div input current 0.2a/div 200 s/div v out = 3.3v c out = 10 f 3526 g18 v out 1v/div load step response (from burst mode operation) load current 50ma/div 100 s/div v in = 3.6v v out = 5v 20ma to 170ma step c out = 10 f 3526 g19 v out 100mv/div ac coupled load step response (fixed frequency) load current 50ma/div 100 s/div v in = 3.6v v out = 5v 50ma to 150ma step c out = 10 f 3526 g20 v out 100mv/div ac coupled typical perfor a ce char ac teristics u w
ltc3526/ltc3526b 6 3526fa pi fu ctio s u u u sw (pin 1): switch pin. connect inductor between sw and v in . keep pcb trace lengths as short and wide as possible to reduce emi. if the inductor current falls to zero or shdn is low, an internal anti-ringing switch is connected from sw to v in to minimize emi. gnd (pin 2): signal and power ground. provide a short direct pcb path between gnd and the (C) side of the input and output capacitors. v out (pin 3): output voltage sense and drain of the internal synchronous recti?er. pcb trace from v out to the output ?lter capacitor (4.7f minimum) should be as short and wide as possible. shdn (pin 4): logic controlled shutdown input. there is an internal 4m pull-down on this pin. ? shdn = high: normal operation ? shdn = low: shutdown, quiescent current < 1a fb (pin 5): feedback input to the g m error ampli?er. con - nect resistor divider tap to this pin. the top of the divider connects to the output capacitor, the bottom of the divider connects to gnd. referring to the block diagram, the output voltage can be adjusted from 1.6v to 5.25v by: v v r r out = + ? ? ? ? ? ? 1 195 1 2 1 . ? v in (pin 6): input supply pin. connect a minimum of 1f ceramic decoupling capacitor from this pin to ground using short direct pcb traces. exposed pad (pin 7): the exposed pad must be soldered to the pcb ground plane . it serves as an additional ground connection and as a means of conducting heat away from the package. typical perfor a ce char ac teristics u w load step response (from burst mode operation) load step response (fixed frequency) load current 50ma/div 100 s/div v in = 1.2v v out = 3.3v 50ma to 100ma step c out = 10 f 3526 g21 v out 100mv/div ac coupled load current 50ma/div 50 s/div v in = 1.2v v out = 3.3v 5ma to 100ma step c out = 10 f 3526 g22 v out 100mv/div ac coupled
ltc3526/ltc3526b 7 3526a block diagra w 3 + C + C gate drivers and anti-cross conduction logic clk i pk i pk comp slope comp i zero comp error amp sleep comp i zero wake exposed pad + C well switch mode control uvlo v ref v ref 4m shdn v best start-up 1mhz osc tsd thermal shutdown shutdown anti-ring v sel v in 1 6 sw v out l1 4.7 h v b shutdown clamp c ss v ref v out 5 7 gnd 3526 bd 2 fb r2 c out 4.7 f v out 1.6v to 5.25v r1 4 c in 2.2 f v in 0.85v to 5v
ltc3526/ltc3526b 8 3526fa operatio u the ltc3526/ltc3526b are 1mhz synchronous boost converters housed in a 6-lead 2mm 2mm dfn package. with the ability to start up and operate from inputs less than 1v, these devices feature ?xed frequency, current mode pwm control for exceptional line and load regula - tion. the current mode architecture with adaptive slope compensation provides excellent transient load response, requiring minimal output ?ltering. internal soft-start and internal loop compensation simpli?es the design process while minimizing the number of external components. with its low r ds(on) and low gate charge internal n-chan - nel mosfet switch and p-channel mosfet synchronous recti?er, the ltc3526 achieves high ef?ciency over a wide range of load currents. automatic burst mode operation maintains high ef?ciency at very light loads, reducing the quiescent current to just 9a. operation can be best understood by referring to the block diagram. low voltage start-up the ltc3526/ltc3526b include an independent start-up oscillator designed to start up at an input voltage of 0.85v (typical). soft-start and inrush current limiting are provided during start-up, as well as normal mode. when either v in or v out exceeds 1.4v typical, the ic enters normal operating mode. when the output voltage exceeds the input by 0.24v, the ic powers itself from v out instead of v in . at this point the internal circuitry has no dependency on the v in input voltage, eliminating the requirement for a large input capacitor. the input voltage can drop as low as 0.5v. the limiting factor for the ap - plication becomes the availability of the power source to supply suf?cient energy to the output at low voltages, and maximum duty cycle, which is clamped at 90% typical. note that at low input voltages, small voltage drops due to series resistance become critical, and greatly limit the power delivery capability of the converter. low noise fixed frequency operation soft-start the ltc3526/ltc3526b contain internal circuitry to provide soft-start operation. the soft-start circuitry slowly ramps the peak inductor current from zero to its peak value of 700ma (typical) in approximately 0.5ms, allowing start- up into heavy loads. the soft-start circuitry is reset in the event of a shutdown command or a thermal shutdown. oscillator an internal oscillator sets the switching frequency to 1mhz. shutdown shutdown is accomplished by pulling the shdn pin below 0.3v and enabled by pulling the shdn pin above 0.8v typical. note that shdn can be driven above v in or v out , as long as it is limited to less than the absolute maximum rating. error ampli?er the positive input of the transconductance error ampli?er is internally connected to the 1.195v reference and the negative input is connected to fb. clamps limit the mini - mum and maximum error amp output voltage for improved large-signal transient response. power converter control loop compensation is provided internally. an external resistive voltage divider from v out to ground programs the output voltage via fb from 1.6v to 5.25v. v v r r out = + ? ? ? ? ? ? 1 195 1 2 1 . ? current sensing lossless current sensing converts the peak current signal of the n-channel mosfet switch into a voltage that is summed with the internal slope compensation. the summed signal is compared to the error ampli?er output to provide a peak current control command for the pwm. current limit the current limit comparator shuts off the n-channel mosfet switch once its threshold is reached. the cur - rent limit comparator delay to output is typically 60ns. peak switch current is limited to approximately 700ma, independent of input or output voltage, unless v out falls below 0.7v, in which case the current limit is cut in half. (refer to block diagram)
ltc3526/ltc3526b 9 3526a zero current comparator the zero current comparator monitors the inductor cur - rent to the output and shuts off the synchronous recti?er when this current reduces to approximately 30ma. this prevents the inductor current from reversing in polarity, improving ef?ciency at light loads. synchronous recti?er to control inrush current and to prevent the inductor current from running away when v out is close to v in , the p-channel mosfet synchronous recti?er is only enabled when v out > (v in + 0.24v). anti-ringing control the anti-ringing control connects a resistor across the inductor to prevent high frequency ringing on the sw pin during discontinuous current mode operation. although the ringing of the resonant circuit formed by l and c sw (capacitance on sw pin) is low energy, it can cause emi radiation. output disconnect the ltc3526/ltc3526b are designed to allow true output disconnect by eliminating body diode conduction of the internal p-channel mosfet recti?er. this allows for v out to go to zero volts during shutdown, drawing no current from the input source. it also allows for inrush current limiting at turn-on, minimizing surge currents seen by the input supply. note that to obtain the advantages of output disconnect, there must not be an external schottky diode connected between the sw pin and v out . the output dis - connect feature also allows v out to be pulled high, without any reverse current into a battery connected to v in . thermal shutdown if the die temperature exceeds 160c, the ltc3526/ ltc3526b will go into thermal shutdown. all switches will be off and the soft-start capacitor will be discharged. the device will be enabled again when the die temperature drops by about 15c. burst mode operation the ltc3526 will automatically enter burst mode opera - tion at light load and return to ?xed frequency pwm mode when the load increases. refer to the typical performance characteristics to see the output load burst mode thresh - old current vs v in . the load current at which burst mode operation is entered can be changed by adjusting the inductor value. raising the inductor value will lower the load current at which burst mode operation is entered. in burst mode operation, the ltc3526 still switches at a ?xed frequency of 1mhz, using the same error ampli?er and loop compensation for peak current mode control. this control method eliminates any output transient when switching between modes. in burst mode opera - tion, energy is delivered to the output until it reaches the nominal regulation value, then the ltc3526 transitions to sleep mode where the outputs are off and the ltc3526 consumes only 9a of quiescent current from v out . when the output voltage droops slightly, switching resumes. this maximizes ef?ciency at very light loads by minimizing switching and quiescent losses. burst mode output voltage ripple, which is typically 1% peak-to-peak, can be reduced by using more output capacitance (10f or greater), or with a small capacitor (10pf to 50pf) connected between v out and fb. as the load current increases, the ltc3526 will automati - cally leave burst mode operation. note that larger output capacitor values may cause this transition to occur at lighter loads. once the ltc3526 has left burst mode operation and returned to normal operation, it will remain there until the output load is reduced below the burst threshold. burst mode operation is inhibited during start-up and soft- start and until v out is at least 0.24v greater than v in . the ltc3526b features continuous pwm operation at 1mhz. at very light loads, the ltc3526b will exhibit pulse-skip operation. operatio u (refer to block diagram)
ltc3526/ltc3526b 10 3526fa applica tio s i for a tio w u u u v in > v out operation the ltc3526/ltc3526b will maintain voltage regulation even when the input voltage is above the desired output voltage. note that the ef?ciency is much lower in this mode, and the maximum output current capability will be less. refer to the typical performance characteristics. short-circuit protection the ltc3526/ltc3526b output disconnect feature allows output short circuit while maintaining a maximum inter - nally set current limit. to reduce power dissipation under short-circuit conditions, the peak switch current limit is reduced to 400ma (typical). schottky diode although it is not required, adding a schottky diode from sw to v out will improve ef?ciency by about 2%. note that this defeats the output disconnect and short-circuit protection features. pcb layout guidelines the high speed operation of the ltc3526/ltc3526b demands careful attention to board layout. a careless layout will result in reduced performance. figure 1 shows the recommended component placement. a large ground pin copper area will help to lower the die temperature. a multilayer board with a separate ground plane is ideal, but not absolutely necessary. component selection inductor selection the ltc3526/ltc3526b can utilize small surface mount chip inductors due to their fast 1mhz switching frequency. inductor values between 3.3h and 6.8h are suitable for most applications. larger values of inductance will allow slightly greater output current capability (and lower the burst mode threshold) by reducing the inductor ripple cur - rent. increasing the inductance above 10h will increase size while providing little improvement in output current capability. the minimum inductance value is given by: l v v v ri ppl e v in min out ma x i n m in out > ( ) ( ) ( ) ( ) ( ? C ? mma x) where: ripple = allowable inductor current ripple (amps peak- peak) v in(min) = minimum input voltage v out(max) = maximum output voltage the inductor current ripple is typically set for 20% to 40% of the maximum inductor current. high frequency ferrite core inductor materials reduce frequency depen - dent power losses compared to cheaper powdered iron types, improving ef?ciency. the inductor should have low esr (series resistance of the windings) to reduce the i 2 r power losses, and must be able to support the peak figure 1. recommended component placement for single layer board + sw ltc3526 1 gnd minimize trace on fb and sw 2 v in multiple vias to ground plane v in v out fb shdn 3526 f01 3 6 5 4
ltc3526/ltc3526b 11 3526a inductor current without saturating. molded chokes and some chip inductors usually do not have enough core area to support the peak inductor currents of 700ma seen on the ltc3526/ltc3526b. to minimize radiated noise, use a shielded inductor. see table 1 for suggested components and suppliers. table 1. recommended inductors vendor part/style coilcraft (847) 639-6400 www.coilcraft.com lpo4815 lps4012, lps4018 mss5131 mss4020 mos6020 me3220 ds1605, do1608 coiltronics www.cooperet.com sd10, sd12, sd14, sd18, sd20, sd52, sd3114, sd3118 fdk (408) 432-8331 www.fdk.com mip3226d4r7m, mip3226d3r3m mipf2520d4r7 mipwt3226d3r0 murata (714) 852-2001 www.murata.com lqh43c lqh32c (-53 series) 301015 sumida (847) 956-0666 www.sumida.com cdrh5d18 cdrh2d14 cdrh3d16 cdrh3d11 cr43 cmd4d06-4r7mc cmd4d06-3r3mc taiyo-yuden www.t-yuden.com np03sb nr3015t nr3012t tdk (847) 803-6100 www.component.tdk.com vlp vlf, vlcf toko (408) 432-8282 www.tokoam.com d412c d518lc d52lc d62lcb wurth (201) 785-8800 www.we-online.com we-tpc type s, m output and input capacitor selection low esr (equivalent series resistance) capacitors should be used to minimize the output voltage ripple. multilayer ceramic capacitors are an excellent choice as they have extremely low esr and are available in small footprints. a 4.7f to 10f output capacitor is suf?cient for most applications. larger values up to 22f may be used to obtain extremely low output voltage ripple and improve transient response. x5r and x7r dielectric materials are preferred for their ability to maintain capacitance over wide voltage and temperature ranges. y5v types should not be used. the internal loop compensation of the ltc3526 is designed to be stable with output capacitor values of 4.7f or greater (without the need for any external series resistor). although ceramic capacitors are recommended, low esr tantalum capacitors may be used as well. a small ceramic capacitor in parallel with a larger tantalum capacitor may be used in demanding applications that have large load transients. another method of improving the transient response is to add a small feed-forward capacitor across the top resistor of the feedback divider (from v out to fb). a typical value of 22pf will generally suf?ce. low esr input capacitors reduce input switching noise and reduce the peak current drawn from the battery. it follows that ceramic capacitors are also a good choice for input decoupling and should be located as close as possible to the device. a 2.2f input capacitor is suf?cient for most applications, although larger values may be used without limitations. table 2 shows a list of several ceramic capacitor manufacturers. consult the manufactur - ers directly for detailed information on their selection of ceramic capacitors. table 2. capacitor vendor information supplier phone website avx (803) 448-9411 www.avxcorp.com murata (714) 852-2001 www.murata.com taiyo-yuden (408) 573-4150 www.t-yuden.com tdk (847) 803-6100 www.component.tdk.com samsung (408) 544-5200 www.sem.samsung.com applica tio s i for a tio w u u u
ltc3526/ltc3526b 12 3526fa typical applica tio s u 1-cell to 1.8v converter with <1mm maximum height 1-cell to 2.85v converter sw v in 511k fdk mip3226d4r7m murata grm219r60j106ke19d * ** 4.7 h* 1m 1 f 10 f** 3526 t a02a l tc3526 shdn v out fb v in 1v to 1.6v v out 1.8v 150ma off on gnd sw v in 1.4m 4.7 h* 1m *sumida cdrh3d16-4r7 1 f 10 f 3526 t a03a l tc3526 shdn v out fb v in 1v to 1.6v v out 2.85v 100ma off on gnd load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 1.5v v in = 1.2v v in = 0.9v v out = 1.8v load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 1.5v v in = 1.2v v in = 0.9v v out = 2.85v
ltc3526/ltc3526b 13 3526a typical applica tio s u 1-cell to 3.3v 2-cell to 3.3v sw v in 1.78m 4.7 h* 1m *t aiyo-yuden np03sb4r7m 1 f 10 f 22pf 3526 t a04a l tc3526 shdn v out fb v in 1v to 1.6v v out 3.3v 75ma off on gnd sw v in 1.78m 4.7 h* 1m *t aiyo-yuden np03sb4r7m 1 f 4.7 f 3526 t a05a l tc3526 shdn v out fb v in 2v to 3.2v v out 3.3v 200ma off on gnd load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 1.5v v in = 1.2v v in = 0.9v v out = 3.3v load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 3.0v v in = 2.4v v in = 1.8v v out = 3.3v
ltc3526/ltc3526b 14 3526fa typical applica tio s u 2-cell to 5v 3.3v converter with output ord with 5v usb input sw v in 3.24m 6.8 h* 1.02m *t aiyo-yuden np03sb6r8m 1 f 10 f 22pf 3526 t a06a l tc3526 shdn v out fb v in 2v to 3.2v v out 5v 150ma off on gnd li-ion to 5v sw v in 1.78m 4.7 h 1m 1 f mbr120esft 10 f 3526 t a07a l tc3526 shdn v out fb v ba tt 1.8v to 3.2v 5v usb v out 3.3v/5v usb off on gnd ldo dc/dc sw v in 3.24m 6.8 h* 1.02m *t aiyo-yuden np03sb6r8m 1 f 10 f 22pf 3526 t a08a l tc3526 shdn v out fb v in 2.7v to 4.3v v out 5v 200ma off on gnd load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 3.0v v in = 2.4v v in = 1.8v v out = 5v load current (ma) 0.01 40 efficiency (%) 50 60 70 80 0.1 1 1 0 100 1000 30 20 10 0 90 100 v in = 4.2v v in = 3.6v v in = 3.0v v out = 5v
ltc3526/ltc3526b 15 3526a package descriptio u information furnished by linear technology c orporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no represen- tation that the interconnection of its circuits as described herein will not infringe on existing patent rights. dc package 6-lead plastic dfn (2mm 2mm) (reference ltc dwg # 05-08-1703) 2.00 0.10 (4 sides) note: 1. drawing to be made a jedec package outline m0-229 variation of (wccd-2) 2. drawing not to scale 3. all dimensions are in millimeters 4. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 5. exposed pad shall be solder plated 6. shaded area is only a reference for pin 1 location on the top and bottom of package 0.38 0.05 bottom viewexposed pad 0.56 0.05 (2 sides) 0.75 0.05 r = 0.115 typ 1.37 0.05 (2 sides) 1 3 6 4 pin 1 bar top mark (see note 6) 0.200 ref 0.00 C 0.05 (dc6) dfn 1103 0.25 0.05 0.50 bsc 0.25 0.05 1.42 0.05 (2 sides) recommended solder pad pitch and dimensions 0.61 0.05 (2 sides) 1.15 0.05 0.675 0.05 2.50 0.05 package outline 0.50 bsc pin 1 chamfer of exposed pad
ltc3526/ltc3526b 16 3526fa linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com ? linear technology corporation 2006 lt 0307 ? rev a ? printed in usa related parts part number description comments lt ? 1613 800ma i sw , 1.4mhz, step-up dc/dc converter v in : 1.1v to 10v, v out(max) = 34v, i q = 3ma, i sd < 1a, 5-lead sot-23 package lt1615 350ma i sw , micropower, step-up dc/dc converter v in : 1.2v to 15v, v out(max) = 34v, i q = 20a, i sd < 1a, thinsot tm package lt1618 1.5a i sw , 1.4mhz, constant current/constant voltage step-up dc/dc converter v in : 1.6v to 18v, v out(max) = 35v, i q = 1.8ma, i sd < 1a, dfn, msop packages lt1930/lt1930a 1a i sw , 1.2mhz/2.2mhz, step-up dc/dc converters v in : 2.6v to 16v, v out(max) = 34v, i q = 4.2ma/5.5ma, i sd < 1a, thinsot package ltc3400/ltc3400b 600ma i sw , 1.2mhz, synchronous step-up dc/dc converters 92% ef?ciency v in : 0.85v to 5v, v out(max) = 5v, i q = 19a/300a, i sd < 1a, thinsot package ltc3401 1a i sw , 3mhz, synchronous step-up dc/dc converter 97% ef?ciency v in : 0.5v to 5v, v out(max) = 6v, i q = 38a, i sd < 1a, 10-lead ms package ltc3402 2a i sw , 3mhz, synchronous step-up dc/dc converter 97% ef?ciency v in : 0.5v to 5v, v out(max) = 6v, i q = 38a, i sd < 1a, 10-lead ms package ltc3421 3a i sw , 3mhz, synchronous step-up dc/dc converter with output disconnect 95% ef?ciency v in : 0.5v to 4.5v, v out(max) = 5.25v, i q = 12a, i sd < 1a, qfn24 package ltc3422 1.5a i sw , 3mhz synchronous step-up dc/dc converter with output disconnect 95% ef?ciency v in : 0.5v to 4.5v, v out(max) = 5.25v, i q = 25a, i sd < 1a, 3mm 3mm dfn package ltc3423/ltc3424 1a/2a i sw , 3mhz, synchronous step-up dc/dc converter 95% ef?ciency v in : 0.5v to 5.5v, v out(max) = 5.5v, i q = 38a, i sd < 1a, 10-lead ms package ltc3426 2a i sw , 1.2mhz, step-up dc/dc converter 92% ef?ciency v in : 1.6v to 4.3v, v out(max) = 5v, i sd < 1a, sot-23 package ltc3428 500ma i sw , 1.25mhz/2.5mhz, synchronous step-up dc/dc converters with output disconnect 92% ef?ciency v in : 1.8v to 5v, v out(max) = 5.25v, i sd < 1a, 2mm 2mm dfn package ltc3429 600ma i sw , 500khz, synchronous step-up dc/dc converter with output disconnect and soft-start 96% ef?ciency v in : 0.5v to 4.4v, v out(max) = 5v, i q = 20a/300a, i sd < 1a, thinsot package ltc3458 1.4a i sw , 1.5mhz, synchronous step-up dc/dc converter/output disconnect/burst mode operation 93% ef?ciency v in : 1.5v to 6v, v out(max) = 7.5v, i q = 15a, i sd < 1a, dfn12 package ltc3458l 1.7a i sw , 1.5mhz, synchronous step-up dc/dc converter with output disconnect, automatic burst mode operation 94% ef?ciency v out(max) = 6v, i q = 12a, dfn12 package ltc3459 70ma i sw , 10v micropower synchronous boost converter/output disconnect/burst mode operation v in : 1.5v to 5.5v, v out(max) = 10v, i q = 10a, i sd < 1a, thinsot package ltc3525-3 ltc3525-3.3 ltc3525-5 400ma micropower synchronous step-up dc/dc converter with output disconnect 95% ef?ciency v in : 1v to 4.5v, v out(max) = 3.3v or 5v, i q = 7a, i sd < 1a, sc-70 package thinsot is a trademark of linear technology corporation.


▲Up To Search▲   

 
Price & Availability of LTC3526BEDCTR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X